

CLAIMS

1. An apparatus comprising:

a memory comprising a first address space configured as read only and a second address space configured as read and write, wherein said memory returns a first data item in response to a first address within said first address space;

a logic circuit configured to (i) deassert a command signal in response to said first address not matching any of a plurality of predetermined addresses and (ii) generate a first branch instruction and assert said command signal in response to said first address matching one of said predetermined addresses in response to said matching; and

a multiplexer configured to select (i) said first data item from said memory or (ii) said first instruction from said logic circuit in response to said command signal.

2. The apparatus according to claim 1, wherein said memory comprises a read only memory (ROM) and a random access memory (RAM).

2650.00008

VTU03-0004I00-US

3. The apparatus according to claim 1, wherein said logic circuit is further configured to generate a first branch address within said second address range and assert said command signal in response to a second address (i) immediately following
5 said first address and (ii) having a value one unit of said first address space different than said first address.

4. The apparatus according to claim 3, further comprising:

a processor having (i) an address bus directly connected to said memory and said logic circuit and (ii) a data bus directly
5 connected to said multiplexer.

5. The apparatus according to claim 3, wherein said logic circuit comprises:

a first section configured to generate a plurality of match signals by comparing said first address to each of said
5 predetermined addresses.

6. The apparatus according to claim 5, wherein said logic circuit further comprises:

2650.00008

VTU03-0004I00-US

a second section configured to generate an indication
signal in response to (i) said match signals and (ii) a difference
5 between said first address and said second address.

7. The apparatus according to claim 6, wherein said
logic circuit further comprises:

a third section configured to generate said command
signal in response to said indication signal and said match
5 signals.

8. The apparatus according to claim 3, wherein said
logic circuit comprises:

an adder configured to generate an intermediate address
by adding said one unit to said first address.

9. The apparatus according to claim 8, wherein said
logic circuit further comprises:

a comparator configured to compare said intermediate
address with said second address.

2650.00008

VTU03-0004I00-US

10. The apparatus according to claim 1, wherein said memory is writeable in said second address space for storing (i) a second branch instruction and (ii) a second branch address within said first range.

11. The apparatus according to claim 1, wherein said first address space addresses read only memory cells and said second address space addresses read and write memory cells.

12. A method for reading from a memory space comprising a first address range and a second address range, comprising the steps of:

(A) returning a first data item in response to a first address within said first address range;

(B) generating a first branch instruction in response to said first address matching one of said predetermined addresses;

(C) selecting said first data item in response to said first address not matching any of said predetermined addresses; and

(D) selecting said first branch instruction in response to step (B).

2650.00008

VTU03-0004I00-US

13. The method according to claim 12, further comprising the step of:

returning a first branch address within said second address range in response to a second address (i) immediately following said first address and (ii) having a value one unit of said first address range different than said first address.

14. The method according to claim 12, further comprising the step of:

returning a second data item stored in said second address range in response to receiving said first branch address.

15. The method according to claim 14, further comprising the step of:

returning a second branch instruction stored in said second address range in response to receiving a third address after said first branch address

16. The method according to claim 15, further comprising the step of:

2650.00008

VTU03-0004I00-US

returning a second branch address (i) within said first address range and (ii) stored in said second address range at a
5 fourth address received after said third address.

17. The method according to claim 12, further comprising the step of:

branching a first program stored in said first address range to a second program stored in said second address range in
5 response to said first branch instruction and said first branch address.

18. The method according to claim 12, further comprising the step of:

ignoring said first branch instruction while executing a first program stored in said first address range.

19. The method according to claim 12, wherein said first address range comprises read only and said second address range comprises read and write.

2650.00008

VTU03-0004I00-US

20. An apparatus for reading from a memory space comprising a first address range and a second address range, comprising:

means for returning a first data item in response to a
5 first address within said first address range;

means for generating a first branch instruction in response to said first address matching one of said predetermined addresses;

means for selecting said first data item in response to
10 said first address not matching any of said predetermined addresses; and

means for selecting said first branch instruction in response to said means for generating said first branch instruction.